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a b s t r a c t
A unate gate is a logical gate computing a unate Boolean function, which is monotone in
each variable. Examples of unate gates are AND gates, OR gates, NOT gates, threshold gates,
etc. A unate circuit C is a combinatorial logic circuit consisting of unate gates. Let f be
a symmetric Boolean function of n variables, such as the Parity function, MOD function,
and Majority function. Let m0 and m1 be the maximum numbers of consecutive 0’s and
consecutive 1’s in the value vector of f , respectively, and let l = min{m0,m1} and m =
max{m0,m1}. Let C be a unate circuit computing f . Let s be the size of the circuit C , that
is, C consists of s unate gates. Let e be the energy of C , that is, e is the maximum number
of gates outputting ‘‘1’’ over all inputs to C . In this paper, we show that there is a tradeoff
between the size s and the energy e of C . More precisely, we show that (n+ 1− l)/m ≤ se.
We also present lower bounds on the size s of C represented in terms of n, l and m. Our
tradeoff immediately implies that log n ≤ e log s for every unate circuit C computing the
Parity function of n variables.
© 2010 Elsevier B.V. All rights reserved.
1. Introduction
A circuit of threshold gates is a theoretical model of a neural circuit in the brain, and is well studied through decades
[9,10,12,13]. An input–output characteristic of a biological neuron is roughly represented by a threshold gate, but the
mechanism of energy consumption of a neuron is quite different from an electrical circuit: a neural ‘‘firing’’ consumes
substantially more energy than a ‘‘non-firing’’ [7,8], while a gate in an electrical circuit consumes almost the same amount
of energy in either case of outputting ‘‘1’’ and outputting ‘‘0’’ [1,6]. A biological study reports that, due to the asymmetricity
of the energy consumption, the fraction of neurons firing concurrently is possibly fewer than 1% [7]. Based on the biological
fact above, the energy e of a threshold circuit C is defined as themaximumnumber of threshold gates outputting ‘‘1’’ over all
inputs to C [16].We then confront the following natural question from the point of computational complexity:what Boolean
functions can or cannot be computed by reasonably small threshold circuits with small energy? It has been shown that the
energy strongly influences the computational power of threshold circuits [16,18]. In particular, if a Boolean function f has
high communication complexity, then there exists a tradeoff among the following three complexities: size s, depth d, and
energy e of threshold circuits computing f [18]. However, if f has low communication complexity as the case of the Parity
function, then the result in [18] does not yield any interesting tradeoff. On the other hand, it has been shown that the
following relation holds on the depth and size of threshold circuits for an arbitrary Boolean function f : if f can be computed
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Fig. 1. Value vector v(f ) and position vector δ(f ) of a (2, 3)-function f for n = 9.
by a polynomial-size threshold circuit C of energy e then f can be computed by a polynomial-size threshold circuit C ′ of
depth d′ ≤ 2e+ 1 [17].
In this paper, we deal with a large class of combinatorial logic circuits, called unate circuits, and a class of Boolean
functions, called symmetric functions, and show that there is a tradeoff between the size and energy of unate circuits
computing symmetric functions. A unate function is a type of Boolean function, which is monotone in each of its variables
(butwhichmay increase in one variable and decrease in another one). The formal definitionwill be given later in Section 2. A
logical gate computing a unate function is called a unate gate. A threshold gate, AND gate, OR gate, and NOT gate are all unate
gates. A unate circuit C is a combinatorial logic circuit consisting of unate gates. Thus, a threshold circuit and an ordinary
logic circuit consisting of AND, OR, and NOT gates are unate circuits. The size s of a unate circuit C is the number of gates in
C . We extend the definition of the energy of a threshold circuit [16] to that of a unate circuit: the energy of a unate circuit C
is defined to be themaximum number of gates outputting ‘‘1’’ over all inputs to C . A symmetric function is a Boolean function
whose value does not depend on the permutation of its input bits, i.e., it depends only on the number of ones in the input.
Thus, the Parity function, MOD function, Majority function, etc. are all symmetric functions. A symmetric function is not
unate in general. A symmetric function f of n variables can be represented by an (n+ 1)-vector, called the value vector v(f ),
whose ith entry, 0 ≤ i ≤ n, is the value (0 or 1) of the function f on an input with i ones, as illustrated in Fig. 1. Let m0
andm1 be the maximum numbers of consecutive 0’s and consecutive 1’s in v(f ), respectively, and let l = min{m0,m1} and
m = max{m0,m1}. Our main result is to prove that a very simple inequality
n+ 1− l
m
≤ se
holds for every unate circuit C computing a symmetric function f . The equation implies that there is a tradeoff between the
size s and energy e of C . If f is the Parity function, then l = m = 1 and hence n ≤ se, that is, log n ≤ e log s. We also obtain a
lower bound on the size s of unate circuits computing a symmetric function f :
log2 (n+ 1+m− l)− log2 m ≤ s.
Themain idea of our proof is to show that the number of all ‘‘(firing) patterns’’ of C is bounded above by se+1 and is bounded
below by (n+ 1− l)/m+ 1. An early version of this paper was presented at a conference [19].
The rest of this paper is organized as follows. In Section 2, we define some terms on unate circuits and symmetric
functions. In Section 3,wepresent some lemmas, theorems and corollaries on unate circuits computing symmetric functions.
In Section 4, we prove a lemma in Section 3. In Section 5, we conclude with some remarks.
2. Preliminaries
In this section, we define some terms on unate circuits and symmetric functions.
2.1. Unate circuits
A Boolean function g(z1, z2, . . . , zk) : {0, 1}k → {0, 1} is positive unate in variable zi, 1 ≤ i ≤ k, if
g(z1, . . . , zi−1, 0, zi+1, . . . , zk) ≤ g(z1, . . . , zi−1, 1, zi+1, . . . , zk) (1)
for all z1, . . . , zi−1, zi+1, . . . , zk ∈ {0, 1}, and is negative unate in zi if
g(z1, . . . , zi−1, 0, zi+1, . . . , zk) ≥ g(z1, . . . , zi−1, 1, zi+1, . . . , zk) (2)
for all z1, . . . , zi−1, zi+1, . . . , zk ∈ {0, 1}. A function g is unate if, for every i, 1 ≤ i ≤ k, g is positive or negative unate in
the variable zi. A unate function is often called a generalized monotone function. A logical gate computing a unate function
is called a unate gate. Examples of unate gates are OR gates, AND gates, NOT gates, threshold gates, etc. In fact, there are
very powerful unate gates; the gate examining a ‘‘hereditary property’’ of a graph is unate, and hence the gate examining
a Hamilton cycle in a graph and the gate examining the planarity of a graph are unate where the input to the gate is the
adjacency matrix of a graph. On the other hand, the Parity function, MOD function, etc. are not unate in general.
A unate circuit C is a combinatorial circuit consisting of unate gates, and is represented by a directed acyclic graph as
illustrated in Fig. 2(a). Let n be the number of input variables to C , and let x1, x2, . . . , xn be the n input variables. A node of
in-degree 0 in C corresponds to an input variable xi, 1 ≤ i ≤ n, or a constant value 0, while a node of in-degree one or more
K. Uchizawa et al. / Theoretical Computer Science 412 (2011) 773–782 775
Fig. 2. (a) A unate circuit C with n = 3 and s = 5; and (b) the 0-fixed circuit C0 of C .
in C corresponds to a unate gate. Note that a unate circuit C may not contain any node of in-degree 0 corresponding to a
constant value 0. (One may allow C to contain a node of in-degree 0 corresponding to a constant 1, too. However, we do not
do so for the sake of simplicity.)
The size s of a unate circuit C is the number of gates in C . Fig. 2(a) depicts a unate circuit with n = 3 and s = 5, while
Fig. 2(b) does a circuit with n = 2 and s = 5.
Let C be a unate circuit of size s, let g1, g2, . . . , gs be the gates in C , and let x = (x1, x2, . . . , xn) ∈ {0, 1}n be an input to C .
Then the input z i to a gate gi, 1 ≤ i ≤ s, either consists of the inputs x1, x2, . . . , xn to C , the constant value 0 and the outputs
of the gates other than gi or consists of some of them. However, we denote the output gi(z i) of gi for z i by gi[x], because x
decides gi(z i). Thus gi[x] = gi(z i). Let gs be one of the gates of out-degree 0, and we regard the output gs[x] of the gate gs as
the output C(x) of the circuit C . Thus, C(x) = gs[x] for every input x ∈ {0, 1}n. The gate gs is called the output gate of C .
A unate circuit C computes a Boolean function f : {0, 1}n → {0, 1} if C(x) = f (x) for every input x ∈ {0, 1}n.
The depth d of a circuit C is the number of gates in the longest path from a node of in-degree 0 to the output gate gs, and
corresponds to the parallel computation time. The circuits in Fig. 2 have depth 3.
We define the energy e of a unate circuit C as
e = max
x∈{0,1}n
s−
i=1
gi[x].
Thus, the energy e is the maximum number of gates outputting ‘‘1’’ over all inputs x ∈ {0, 1}n. Clearly 0 ≤ e ≤ s.
Throughout this paper, we denote by n the number of input variables to a circuit C , by s the size of C , and by e the energy
of C . We may assume without loss of generality that n, s, e ≥ 1.
2.2. Symmetric functions
For x = (x1, x2, . . . , xn) ∈ {0, 1}n, we denote by |x| the Hamming weight of x, that is, |x| =∑ni=1 xi. A Boolean function
f : {0, 1}n → {0, 1} is symmetric if f (x) depends only on the value |x|. Thus, a symmetric function f can be represented by
an (n + 1)-vector v(f ) = (v(0), v(1), . . . , v(n)), called the value vector of f , such that v(i), 0 ≤ i ≤ n, is the value (0 or 1)
of the function f on an input with i ones [20]. Letm0 andm1 be the maximum numbers of consecutive ‘‘0’’s and consecutive
‘‘1’’s in v(f ), respectively, and let l = min{m0,m1} and m = max{m0,m1}. We then call such a symmetric function f an
(l,m)-function. Fig. 1 illustrates the value vector v(f ) of a (2, 3)-function for n = 9. The Parity function is a (1, 1)-function.
The MODk function is a (1, k − 1)-function, where MODk(x) = 1 if |x| is a multiple of k and, otherwise, MODk(x) = 0. The
Majority function is a (⌊(n+ 1)/2⌋, ⌈(n+ 1)/2⌉)-function. Both the OR function and the AND function are (1, n)-functions.
The NOT function is a (1, 1)-function.
We may assume throughout this paper that a function f is non-constant and hence f (x) = 1 and f (y) = 0 for some
inputs x and y.
3. Size–energy tradeoffs
In Section 3.1 we present two theorems and four corollaries; Theorem 1 is ourmain result on the size–energy tradeoff for
unate circuits C computing symmetric functions, while Theorem 2 gives a lower bound on the size s of C . In Section 3.2, we
present four lemmas, and using themwe prove Theorem 1 and Theorem 2. In Section 3.3, as Theorem 3 we present another
size–energy tradeoff which is better than that in Theorem 1 if e ≥ 5.
3.1. Theorems and corollaries
Our main theorem is the following, whose proof will be given in Section 3.2.
Theorem 1. Let C be a unate circuit computing an (l,m)-function f of n variables. Then the size s and energy e of C satisfy
n+ 1− l
m
≤ se. (3)
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For a symmetric function f , the three parameters n, l and m are fixed, and hence the left side (n + 1 − l)/m of Eq. (3) is
a constant and does not depend on the design of C computing f . On the other hand, s and e depend on the design of C , and
the right side se is monotonically increasing with regard to s and e. Thus Eq. (3) implies that there exists a tradeoff between
e and s; e and s cannot be simultaneously small.
All the threshold logic circuits and ordinary logic circuits consisting of AND, OR, and NOT gates are unate circuits. The
Parity function is a (1, 1)-function, and the MODk function is a (1, k− 1)-function. We thus have the following corollary.
Corollary 1. (a) If a threshold or ordinary logic circuit C computes an (l,m)-function, then (n+ 1− l)/m ≤ se.
(b) If a unate circuit C computes the Parity function, then n ≤ se and hence log n ≤ e log s.
(c) If a unate circuit C computes the MODk function, then n/(k− 1) ≤ se.
For an integer k ≥ 2 and a set A ⊆ {0, 1, . . . , k− 1}, the generalized mod functionMODAk : {0, 1}n → {0, 1} is defined as
follows [2,4]:
MODAk(x) =

0 if (|x|mod k) ∈ A;
1 otherwise.
MODAk is a symmetric function, and the value vector is periodic with period k. Let K = {0, 1, . . . , k − 1} and a =
min{|A|, |K − A|}, then one can easily observe that l ≤ a and m ≤ k − a. Therefore, we have the following corollary
from Theorem 1.
Corollary 2. Let C be a unate circuit computing the generalized mod function MODAk of n variables. Then
n+ 1− a
k− a ≤ s
e.
One can know that the lower bound (n+ 1− l)/m on se in Eq. (3) cannot be improved much, as follows. The OR function is a
(1, n)-function, and can be computed by a unate circuit C consisting of a single OR gate, and hence s = e = 1 for the circuit
C . Hence Eq. (3) holds in equality for C since l = 1 andm = n. Thus, for any ϵ > 0, the equation
(1+ ϵ)

n+ 1− l
m

≤ se
does not hold. On the other hand, the Parity function can be computed by a threshold circuit (and hence a unate circuit) C
such that s ≤ n and e = 2 [15]. In this case, the right side se of Eq. (3) is bounded above by n2, while the left side is n since
l = m = 1. Therefore, for any ϵ > 0, the equation
n+ 1− l
m
2+ϵ
≤ se
does not hold if n is sufficiently large.
Eq. (3) immediately implies
n+ 1− l
m
1/e
≤ s,
which is a lower bound on s expressed in terms of n, l,m and e. The bound implies that s = Ω(√n) if e ≤ 2 andm = O(1).
Note thatm = k− 1 for the MODk function.
One can immediately obtain a lower bound on e from Theorem 1:
Corollary 3. If a unate circuit C of size s = O(polylog(n)) computes an (l,m)-function f , then the energy e of C is
e = Ω

log(n+ 1− l)− logm
log log n

.
Corollary 3 implies that if m = o(n) then f cannot be computed by any unate circuit C such that s = O(polylog(n)) and
e = o(log n/ log log n). Since l = m = 1 for the Parity function, we have the following corollary:
Corollary 4. If a unate circuit C of size s = O(polylog(n)) computes the Parity function, then the energy e of C is e =
Ω(log n/ log log n).
Since there is a threshold circuit (and hence unate circuit) of size s = O(polylog(n)) and energy e = O(log n/ log log n)
computing the Parity function [15], the lower bound on e in Corollary 4 is best possible up to a constant factor. Sung and
Nishino [11] obtained a similar result that if a threshold circuit C of size s = O(polylog(n)) computes the Parity function
then the depth d of C is d = Θ(log n/ log log n).
It is well known that there exists a tradeoff between the size s and depth d of a threshold circuit computing the Parity
function. Siu et al. proved that s = Ω(dn1/d−ϵ) for any fixed ϵ > 0 if the weights of the threshold gates are integers and
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their absolute values are sufficiently small [14]. Impagliazzo et al. proved that s ≥ (n/2)1/2(d−1) for unate circuits [5]. Our
tradeoff between s and e holds for arbitrary unate circuits. It should be noted that the inequality d ≤ e does not necessarily
holds for unate circuits, and that if a Boolean function f can be computed by a polynomial-size unate circuit C of energy e
then the function f can be computed by a polynomial-size unate circuit C ′ of depth d′ ≤ 2e+ 1 [17].
We also have the following energy-independent lower bound on the size s. The proof will be given in Section 3.2.
Theorem 2. Let C be a unate circuit computing an (l,m)-function of n variables. Then the size s of C satisfies
log2 (n+ 1+m− l)− log2 m ≤ s. (4)
Wegener showed that log(n + 1) − logm ≤ s for every threshold circuit computing an (l,m)-function [21]. This result
immediately follows from Theorem 2, because l ≤ m and a threshold circuit is a unate circuit.
Theorem 2 immediately implies the following corollary:
Corollary 5. (a) If a unate circuit C computes the Parity function, then log2(n+ 1) ≤ s.
(b) If a unate circuit C computes the MODk function, then log2(n+ k− 1)− log2(k− 1) ≤ s.
Impagliazzo et al. obtain a tradeoff between the size and the depth of unate circuits computing the Parity function [5].
Lemma 3.2 in [5] immediately yields a lower bound log2 n on the size of unate circuits computing the Parity function. The
Parity function can be computed by a threshold circuit (and hence unate circuit) with ⌈log(n + 1)⌉ gates [21]. Therefore,
Corollary 5(a) implies that the minimum size of a unate circuit computing the Parity function is ⌈log(n + 1)⌉. Theorem 2
gives a lower bound not only for the Parity function but for all the symmetric functions.
3.2. Proof of Theorems 1 and 2
In this section, we first present four lemmas and then, using them, we prove Theorems 1 and 2.
Let s be the size of a unate circuit C , let g1, g2, . . . , gs be the gates in C , and let gs be the output gate of C . Then
gs[x] = C(x) for every x ∈ {0, 1}n. For an input x ∈ {0, 1}n, we define a (firing) pattern pC (x) ∈ {0, 1}s of C for x as
pC (x) = (g1[x], g2[x], . . . , gs[x]). We often denote pC (x) simply by p(x). We denote by P(C) the set of all patterns that
arise in C: P(C) = {pC (x) | x ∈ {0, 1}n}. Then the number |P(C)| of patterns is closely related to the size s and the energy
complexity e. In fact, one can easily have an upper bound on |P(C)|, as follows.
Lemma 1. For an arbitrary unate circuit C, |P(C)| ≤ se + 1.
Proof. If s = 1, then |P(C)| ≤ 2, se + 1 = 2 and hence Lemma 1 holds. We may thus assume that s ≥ 2. Since C has energy
e, at most e of the s gates output ‘‘1’’ for any input x. Therefore, we have
|P(C)| ≤
e−
i=0

s
i

(5)
≤ 1+ s+ 1
2

s2 + s3 + · · · + se
≤ 1+ s+ s
2(se−1 − 1)
2(s− 1) . (6)
Substituting s ≤ 2(s− 1) to Eq. (6), we have
|P(C)| ≤ 1+ s+ s(se−1 − 1) = 1+ se. 
We then obtain a lower bound on |P(C)| for a unate circuit C computing an (l,m)-function f . Let v(f ) = (v(0), v(1),
. . . , v(n)) be the value vector of f . The vector v(f ) can be partitioned into several subvectors, each consisting of a maximal
set of consecutive 1’s or consecutive 0’s, as illustrated in Fig. 1. For an input x ∈ {0, 1}n, let v(f , x) be the subvector of v(f )
containing the element v(|x|), and let δ(|x|) be the number of the elements between the leftmost one and v(|x|) (including
both of them) in the subvector v(f , x). We call δ(f ) = (δ(0), δ(1), . . . , δ(n)) the position vector of f . We often denote δ(|x|)
simply by δ(x). An input x is called a tip for f if v(|x|) is the rightmost element in the subvector v(f , x). Thus, x is a tip for f
in Fig. 1 if and only if |x| is 0, 3, 4, 6, 8 or 9. In order to derive a lower bound on |P(C)|, we define an extended pattern qC (x)
of a unate circuit C for x ∈ {0, 1}n as follows: qC (x) = (pC (x), δ(x)). We often denote qC (x) simply by q(x). We denote by
Q (C) the set of all extended patterns that arise in C: Q (C) = {qC (x) | x ∈ {0, 1}n}. We then obtain a relationship on |P(C)|
and |Q (C)|, as follows.
Lemma 2. If a unate circuit C computes an (l,m)-function f , then
|Q (C)| ≤ (|P(C)| − 1) ·m+ l. (7)
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Proof. The set P(C) can be partitioned into the following two subsets P1(C) and P0(C):
P1(C) = {p(x) | x ∈ {0, 1}n, C(x) = 1}
and
P0(C) = {p(x) | x ∈ {0, 1}n, C(x) = 0}.
Since gs is the output gate of C , we have gs[x] = 1 if C(x) = 1, and gs[x] = 0 if C(x) = 0. Furthermore, gs[x] is contained
in p(x). Therefore, P1(C) ∩ P0(C) = ∅. Similarly, the set Q (C) can be partitioned into the following two subsets Q1(C) and
Q0(C):
Q1(C) = {q(x) | x ∈ {0, 1}n, C(x) = 1}
and
Q0(C) = {q(x) | x ∈ {0, 1}n, C(x) = 0}.
There are the following two cases to consider.
Case 1:m0 ≤ m1.
In this case, l = m0 andm = m1. If C(x) = f (x) = 1, then 1 ≤ δ(x) ≤ m1 = m. Therefore,
|Q1(C)| ≤ |P1(C)| ·m. (8)
On the other hand, if C(x) = f (x) = 0, then 1 ≤ δ(x) ≤ m0 = l. Therefore,
|Q0(C)| ≤ |P0(C)| · l. (9)
Substituting Eqs. (8) and (9) to |Q (C)| = |Q1(C)| + |Q0(C)|, we have
|Q (C)| ≤ |P1(C)| ·m+ |P0(C)| · l. (10)
Substituting |P1(C)| = |P(C)| − |P0(C)| to Eq. (10), we have
|Q (C)| ≤ (|P(C)| − |P0(C)|) ·m+ |P0(C)| · l
= |P(C)| ·m− |P0(C)| · (m− l). (11)
Sincem− l ≥ 0, the right side of Eq. (11) is non-increasing with respect to |P0(C)|. Since f is non-constant, there is an input
x ∈ {0, 1}n such that C(x) = f (x) = 0, and hence |P0(C)| ≥ 1. Thus, the right side of Eq. (11) takes the maximum value
when |P0(C)| = 1, and hence Eq. (7) holds.
Case 2: otherwise.
In this case l = m1 and m = m0. Similarly as in Case 1, we have |Q (C)| ≤ |P1(C)| · l + |P0(C)| · m and hence
|Q (C)| ≤ |P(C)| ·m− |P1(C)| · (m− l). Therefore, Eq. (7) holds since |P1(C)| ≥ 1. 
We then show that n+ 1 ≤ |Q (C)|. Substituting the last equation to Eq. (7), one can immediately obtain a lower bound
on |P(C)|: (n+ 1− l)/m+ 1 ≤ |P(C)|.
In order to prove that n+ 1 ≤ |Q (C)|, we define a circuit C0 for C . For a unate circuit C with n (≥ 2) inputs, we denote by
C0 a unate circuit obtained from C by fixing the nth variable xn of input x = (x1, x2, . . . , xn) to the constant 0, as illustrated
in Fig. 2. We call C0 the 0-fixed circuit of C . The 0-fixed circuit C0 has n− 1 inputs, but the size of C0 is the same as that of C .
If a unate circuit C computes a symmetric function f of n variables, then clearly the 0-fixed circuit C0 computes a symmetric
function f ′ of n − 1 variables such that f ′(x1, x2, . . . , xn−1) = f (x1, x2, . . . , xn−1, 0) for every x1, x2, . . . , xn−1 ∈ {0, 1}.
Clearly, the value vector v(f ′) and position vector δ(f ′) of f ′ are obtained from v(f ) and δ(f ), respectively, by eliminating the
last element.
Define X0 ⊆ {0, 1}n as follows: X0 = {(x1, x2, . . . , xn) ∈ {0, 1}n | xn = 0}. For each input x′ = (x1, x2, . . . , xn−1) ∈
{0, 1}n−1 to the 0-fixed circuit C0 of C , let x ∈ X0 be the input to C such that x = (x1, x2, . . . , xn−1, 0). Then clearly |x′| = |x|,
pC0(x
′) = pC (x), and δ(x′) = δ(x). We thus have
P(C0) = {pC0(x′) | x′ ∈ {0, 1}n−1}
= {pC (x) | x ∈ X0} ⊆ P(C) (12)
and
Q (C0) = {(pC0(x′), δ(x′)) | x′ ∈ {0, 1}n−1}
= {(pC (x), δ(x)) | x ∈ X0} ⊆ Q (C). (13)
We now present the following key lemma on Q (C) and Q (C0).
Lemma 3. If a unate circuit C computes a symmetric function f of n (≥ 2) variables, then |Q (C0)| + 1 ≤ |Q (C)|.
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Lemma 3 is very simple, but the proof, which will be presented in Section 4, is not simple and fairly sophisticated.
From Lemma 3 one can easily prove that n+ 1 ≤ |Q (C)|, as follows.
Lemma 4. If a unate circuit C computes a symmetric function f of n (≥ 1) variables, then
n+ 1 ≤ |Q (C)|. (14)
Proof. For the inductive basis, we assume that n = 1. Since f is non-constant, there exist inputs x, y ∈ {0, 1}n such that
gs[x] = f (x) = 1 and gs[y] = f (y) = 0, and hence |Q (C)| ≥ 2. Thus Eq. (14) holds.
For the inductive hypothesis, we assume that n ≥ 2 and that Eq. (14) holds for every unate circuit computing a symmetric
function of (n−1) variables. Let C be a unate circuit computing a symmetric function f of n variables. Since the 0-fixed circuit
C0 of C computes a symmetric function of n− 1 variables, the induction hypothesis implies that |Q (C0)| ≥ (n− 1)+ 1 = n.
Therefore, by Lemma 3 we have |Q (C)| ≥ |Q (C0)| + 1 ≥ n+ 1. 
There exists a threshold circuit C computing the Parity function of n variables such that |Q (C)| = n+ 1 [19]. Therefore,
the lower bound on |Q (C)| in Lemma 4 is best possible for the Parity function.
Using Lemmas 1, 2 and 4, one can easily prove Theorems 1 and 2, as follows.
Proof of Theorem 1. By Lemmas 2 and 4 we have
n+ 1 ≤ (|P(C)| − 1) ·m+ l. (15)
Slightly modifying Eq. (15) and using Lemma 1, we have
n+ 1− l
m
≤ |P(C)| − 1 ≤ se.  (16)
Proof of Theorem 2. From Eq. (15) we have
n+ 1+m− l
m
≤ |P(C)|.
Since |P(C)| ≤ 2s, we have
n+ 1+m− l
m
≤ 2s,
and hence Eq. (4) holds. 
3.3. Theorem 3
In this section, we present a tradeoff which is better than that in Theorem 1 if e ≥ 5.
Using a counting argument (see for example [3, Corollary C.3 in Section C.5]) and the Stirling formula, one can easily
prove the following upper bound on |P(C)|, which is better than the bound in Lemma 1 if e ≥ 5:
|P(C)| ≤ 1√
2πe
·

2cnpr · s
e
e
(17)
where cnpr ∼= 2.718 is the Napier (or mathematical) constant. One can immediately prove the following theorem from
Eqs. (16) and (17):
Theorem 3. Let C be a unate circuit computing an (l,m)-function of n variables. Then the size s and energy e of C satisfy
n+ 1+m− l
m
≤ 1√
2πe
·

2cnpr · s
e
e
. (18)
4. Proof of Lemma 3
In this section, we prove Lemma 3. Suppose that a unate circuit C computes a symmetric function f of n (≥ 2) variables,
and that C consists of s unate gates g1, g2, . . . , gs. Onemay assume that g1, g2, . . . , gs are topologically ordered with respect
to the underlying directed acyclic graph of C , and that gs is the output gate of C . Then, for each i, 1 ≤ i ≤ s, the input z i of a
gate gi either consists of the inputs x1, x2, . . . , xn to C , the constant 0 and the outputs of g1, g2, . . . , gi−1 or consists of some
of them.
Assume for a contradiction that Lemma 3 does not hold, that is, |Q (C0)| ≥ |Q (C)|. Then Q (C0) = Q (C) because
Q (C0) ⊆ Q (C) by Eq. (13). Let X1 be the subset of {0, 1}n such that X1 = {(x1, x2, . . . , xn) ∈ {0, 1}n | xn = 1}, then
X1 ≠ ∅. Let Q1 be the subset of Q (C) such that Q1 = {(p(x), δ(x)) | x ∈ X1}. Then we have
Q1 ⊆ Q (C) = Q (C0). (19)
In the rest of this section, we derive a contradiction from Eq. (19).
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Let h = |P(C)|. To derive a contradiction, we construct the following sequence of 2h+ 1 inputs to C:
x0 → y0 → x1 → y1 → · · · → xh−1 → yh−1 → xh, (20)
where, for every index j,
xj ∈ X1 and y j ∈ X0. (21)
We arbitrarily choose x0 from the set X1(≠ ∅), and choose y0, x1, . . . , xh by the following Procedures 1 and 2.
Procedure 1 (xj → y j). For each j, 0 ≤ j ≤ h − 1, we obtain y j ∈ X0 from xj ∈ X1, as follows. Since xj ∈ X1, we have
(p(xj), δ(xj)) ∈ Q1, and hence (p(xj), δ(xj)) ∈ Q (C0) by Eq. (19). Therefore, by Eq. (13), there exist one or more inputs
y ∈ X0 to C such that
(p(y), δ(y)) = (p(xj), δ(xj)) ∈ Q (C0),
and hence p(y) = p(xj). From all the inputs y ∈ X0 such that p(y) = p(xj), we choose y j so that δ(y j) is maximum, that is,
δ(y j) = max δ(y) (22)
where the maximum is taken over all y ∈ X0 such that p(y) = p(xj). Thus
p(xj) = p(y j). (23)
Procedure 2 (y j → xj+1). For each j, 0 ≤ j ≤ h − 1, we obtain xj+1 ∈ X1 from y j ∈ X0 simply by flipping the nth input of
y j ∈ X0. Thus, if y j = (y1, y2, . . . , yn−1, 0), then xj+1 = (y1, y2, . . . , yn−1, 1) and |xj+1| = |y j| + 1.
Repeating the two procedures above 2h times, we construct the sequence (20) from x0. The sequence (20) of 2h+1 inputs
corresponds to the following sequence of patterns:
p(x0)→ p(y0)→ p(x1)→ p(y1)→ · · · → p(xh−1)→ p(yh−1)→ p(xh). (24)
We now prove the following Claim 1 on the sequence (24).
Claim 1. For every index j, 0 ≤ j ≤ h− 1, p(y j) ≠ p(xj+1).
Proof. We shall consider the following two cases.
Case 1: y j is a tip.
Since y j is a tip and |y j| + 1 = |xj+1|, the subvector v(f , y j) is different from v(f , xj+1) and v(|y j|) ≠ v(|xj+1|). Therefore,
gs[y j] = f (y j) = v(|y j|) ≠ v(|xj+1|) = f (xj+1) = gs[xj+1] and hence p(y j) ≠ p(xj+1).
Case 2: otherwise.
In this case, we have
(p(y j), δ(y j)+ 1) ∉ Q (C0), (25)
because, otherwise, there would exist y ′j ∈ X0 such that q(y ′j) = (p(y ′j), δ(y ′j)) ∈ Q (C0), p(y ′j) = p(y j) = p(xj) and
δ(y ′j) = δ(y j)+ 1, contrary to the fact that we choose y j so that Eq. (22) holds. By Eqs. (19) and (25) we have
(p(y j), δ(y j)+ 1) ∉ Q1. (26)
Since y j is not a tip, the subvector v(f , xj+1) is the same as v(f , y j) and hence δ(xj+1) = δ(y j)+ 1. Therefore,
(p(xj+1), δ(xj+1)) = (p(xj+1), δ(y j)+ 1) ∈ Q1 (27)
because xj+1 ∈ X1. If p(y j) = p(xj+1), then by Eq. (27) we would have
(p(y j), δ(y j)+ 1) ∈ Q1,
which contradicts Eq. (26). We thus have p(y j) ≠ p(xj+1). 
By Eq. (23) and Claim 1, we have p(xj) = p(y j) ≠ p(xj+1). We thus rewrite the sequence (24) as follows:
p(x0)⇒ p(y0)→ p(x1)⇒ p(y1)→ · · · → p(xh−1)⇒ p(yh−1)→ p(xh). (28)
Then the patterns on the two sides of each arrow ‘‘⇒’’ are the same, while the patterns on the two sides of each arrow ‘‘→’’
are different. The sequence (28) contains h+ 1 patterns p(x0), p(x1), . . . , p(xh). Since h = |P(C)|, there is a pair of indices
α and β , 0 ≤ α < β ≤ h, such that p(xα) = p(xβ).
We now consider the following subsequence of (28)
p(xα)⇒ p(yα)→ p(xα+1)⇒ p(yα+1)→ · · · → p(xβ−1)⇒ p(yβ−1)→ p(xβ), (29)
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and find a sequence of gates giα , giα+1 , . . . , giβ−1 , as follows. Since p(y j) ≠ p(xj+1) for each j, α ≤ j ≤ β − 1, C has one or
more gates that output b ∈ {0, 1} for y j and output the complement b¯ of b for xj+1. Let gij be the gate with the smallest index
ij among all these gates. Thus, for every index j, α ≤ j ≤ β − 1,
gij [y j] ≠ gij [xj+1], (30)
and for every index k, 1 ≤ k ≤ ij − 1
gk[y j] = gk[xj+1]. (31)
Let iρ , α ≤ ρ ≤ β − 1, be the smallest index among iα, iα+1, . . . , iβ−1. Then,
gk[xj] = gk[y j] = gk[xj+1] (32)
for all indices j, α ≤ j ≤ β − 1, and k, 1 ≤ k ≤ iρ − 1. Thus the outputs of the gates g1, g2, . . . , giρ−1 do not change in the
sequence (29).
If
giρ [xα] ≠ giρ [xβ ], (33)
then Eq. (33) would contradict p(xα) = p(xβ). Thus it suffices to prove Eq. (33).
We now prove the following claim.
Claim 2. The nth input node xn of C is directly connected to the gate giρ .
Proof. Since α ≤ ρ ≤ β − 1, by Eq. (30) we have
giρ [yρ] ≠ giρ [xρ+1]. (34)
Since the gates g1, g2, . . . , gs are topologically ordered, the output of giρ depends only on the outputs of g1, g2, . . . , giρ−1
and the inputs x1, x2, . . . , xn to C . By Eq. (32), the outputs of the gates g1, g2, . . . , giρ−1 for the input yρ are the same as those
for the input xρ+1. Furthermore, Procedure 2 implies that xρ+1 is different from yρ only at the nth input xn. Thus, Eq. (34)
implies that the input node xn is directly connected to the gate giρ . 
We shall consider the following two cases.
Case 1: the function computed by the gate giρ is positive unate in the variable xn.
The input to the gate giρ either consists of the outputs of g1, g2, . . . , giρ−1, the constant 0 and the inputs x1, x2, . . . , xn
or consists of some of them. Eq. (32) implies that the outputs of g1, g2, . . . , giρ−1 do not change in the sequence (29).
Furthermore, for every j, α ≤ j ≤ β − 1, xj+1 is different from y j only at the nth input variable xn. Since the function
computed by giρ is positive unate in xn, by Eq. (1) we have
giρ [y j] ≤ giρ [xj+1] (35)
for every j, α ≤ j ≤ β − 1. Equations p(xj) = p(y j), (34) and (35) imply that
0 = giρ [xρ] = giρ [yρ] ≠ giρ [xρ+1] = 1,
and giρ [xj] = 0 for every j,α ≤ j ≤ ρ−1, and giρ [xj] = 1 for every j, ρ+2 ≤ j ≤ β . We thus have 0 = giρ [xα] ≠ giρ [xβ ] = 1,
and hence Eq. (33) holds.
Case 2: the function computed by the gate giρ is negative unate in xn.
Similarly to Case 1, by Eq. (2) we have
giρ [y j] ≥ giρ [xj+1] (36)
for every j, α ≤ j ≤ β − 1. Therefore, Eqs. p(xj) = p(y j), (34) and (36) imply that
1 = giρ [xρ] = giρ [yρ] ≠ giρ [xρ+1] = 0,
and giρ [xj] = 1 for every index j, α ≤ j ≤ ρ − 1, and giρ [xj] = 0 for every index j, ρ + 2 ≤ j ≤ β . We thus have
1 = giρ [xα] ≠ giρ [xβ ] = 0, and hence Eq. (33) holds.
5. Conclusions
In this paper, we show that a tradeoff (n+1− l)/m ≤ se holds for the size s and the energy e of a unate circuit computing
an (l,m)-function. Since a threshold circuit is a unate circuit, the tradeoff holds also for threshold circuits. From the tradeoff,
we obtain a very simple tradeoff n ≤ se for the Parity function and n/(k − 1) ≤ se for the MODk function. The main idea
of the proof of our result is to show that the number of patterns of a circuit is at most se + 1 and the number of extended
patterns is at least n + 1. The key Lemma 3 is very simple, but the proof is sophisticated and is interesting in its own
right. We also show that if a unate circuit C of size s = O(polylog(n)) computes an (l,m)-function f then the circuit C has
energy e = Ω((log(n + 1 − l) − logm)/ log log n). One can construct a unate circuit of size s = O(polylog(n)) and energy
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e = O(log n/ log log n) that computes the Parity function, and the Parity function is a (1, 1)-function. Therefore, the lower
bound above on energy is tight up to a constant factor for the Parity function. We also obtain a lower bound on the size s of
unate circuits C computing an (l,m)-function: log2(n+ 1+m− l)− log2 m ≤ s.
If a Boolean function f has high communication complexity, then there exists a tradeoff among the size s, depth d, and
energy e of threshold circuits computing f [18], while our tradeoff in the paper is between the size s and energy e. It is
interesting to know whether there is a tradeoff among the size, energy, and depth of unate circuits computing symmetric
functions.
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